


EPC8003 – Enhancement Mode Power Transistor

Preliminary Specification Sheet

Features:

- V_{DS} , 100V
- $R_{DS(on)}$, 300 m Ω
- I_D , 2.5 A
- Optimized eGaN[®] FET for high frequency applications
- Pb-Free (RoHS Compliant), Halogen Free



EPC8003 eGaN FETs are supplied only in passivated die form with solder bars

Applications:

- Ultra high speed DC-DC conversion
- RF Envelope Tracking
- Wireless Power Transfer
- Game console and industrial movement sensing (LiDAR)

MAXIMUM RATINGS

| Parameter | Value |
|---|---------------------------------------|
| Maximum Drain – Source Voltage | 100 V |
| Gate – Source Maximum Voltage Range | $-5\text{ V} < V_{GS} < 6\text{ V}$ |
| Continuous Drain Current, 25 °C, $\theta_{JA} = 33$ | 2.5 A |
| Maximum Pulsed Drain Current, 25 °C, $T_{pulse} = 300\ \mu\text{s}$ | 5 A |
| Operating Temperature Range | $-40\text{ °C} < T_J < 125\text{ °C}$ |

STATIC CHARACTERISTICS

| Parameter | Conditions | Value |
|--|---|--|
| Maximum Drain – Source Leakage | $V_{DS} = 80\text{ V}, V_{GS} = 0\text{ V}$ | 0.1 mA |
| $R_{DS(ON)}$ | $V_{GS} = 5\text{ V}, I_D = 0.5\text{ A}$ | 300 m Ω |
| Gate – Source Threshold Voltage | $V_{DS} = V_{GS}, I_D = 0.25\text{ mA}$ | $0.7\text{ V} < V_{GS(TH)} < 2.5\text{ V}$ |
| Gate – Source Maximum Positive Leakage | $V_{GS} = 5\text{ V}$ | 0.5 mA |
| Gate – Source Maximum Negative Leakage | $V_{GS} = -5\text{ V}$ | -0.1 mA |

$T_J = 25\text{ °C}$ unless otherwise stated

Specifications are with Substrate shorted to Source where applicable

EPC8003 – Enhancement Mode Power Transistor

Preliminary Specification Sheet



DYNAMIC CHARACTERISTICS

| Parameter | Conditions | Typical Value |
|--|---|---------------|
| C_{ISS} (Input Capacitance) | $V_{DS} = 50\text{ V}; V_{GS} = 0\text{ V}$ | 38 pF |
| C_{OSS} (Output Capacitance) | | 18 pF |
| C_{RSS} (Reverse Transfer Capacitance) | | 0.2 pF |
| Q_G (Total Gate Charge) | $V_{DS} = 50\text{ V}; I_D = 1\text{ A}$ | 315 pC |
| Q_{GD} (Gate to Drain Charge) | | 34 pC |
| Q_{GS} (Gate to Source Charge) | | 110 pC |
| Q_{OSS} (Output Charge) | $V_{DS} = 50\text{ V}; V_{GS} = 0\text{ V}$ | 1110 pC |
| Q_{RR} (Source-Drain Recovery Charge) | | 0 pC |

$T_J = 25\text{ }^\circ\text{C}$ unless otherwise stated

Specifications are with Substrate shorted to Source where applicable

THERMAL CHARACTERISTICS

| | | TYP | |
|-----------------|--|-----|--------------------|
| $R_{\theta JC}$ | Thermal Resistance, Junction to Case | 6.7 | $^\circ\text{C/W}$ |
| $R_{\theta JB}$ | Thermal Resistance, Junction to Board | 33 | $^\circ\text{C/W}$ |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1) | 82 | $^\circ\text{C/W}$ |

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.

See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

EPC8003 – Enhancement Mode Power Transistor

Preliminary Specification Sheet

Figure 1:




Figure 2:




Figure 3:




Figure 4:






Figure 5a:



Linear Scale

Figure 5b:



Log Scale

EPC8003 – Enhancement Mode Power Transistor Preliminary Specification Sheet

Figure 6:




Figure 7:




Figure 8:





Figure 9:



All measurements were done with substrate shorted to source

EPC8003 – Enhancement Mode Power Transistor Preliminary Specification Sheet

S-PARAMETER CHARACTERISTICS

$V_{GSQ} = 1.65\text{ V}$, $V_{DSQ} = 50\text{ V}$, $I_{DQ} = 0.35\text{ A}$

Pulsed measurement, Heat-Sink Installed, $Z_0 = 50\ \Omega$




Figure 10: Smith Chart




Figure 11: Gain Chart

| Frequency [MHz] | Gate (Z_{GS}) [Ω] | Drain (Z_{DS}) [Ω] |
|-----------------|--------------------------------|---------------------------------|
| 200 | $2.20 - j14.48$ | $12.63 - j40.14$ |
| 500 | $1.02 - j5.15$ | $1.71 - j16.51$ |
| 1000 | $0.79 - j0.40$ | $0.61 - j6.05$ |
| 1200 | $0.85 + j0.79$ | $0.80 - j4.20$ |
| 1500 | $0.95 + j2.37$ | $1.15 - j1.93$ |
| 2000 | $1.21 + j5.01$ | $2.14 + j0.68$ |
| 2400 | $1.43 + j7.05$ | $2.79 + j2.56$ |
| 3000 | $2.21 + j11.18$ | $3.52 + j5.39$ |

Table 1: S-Parameter Table

Download S-parameter files at www.epc-co.com




Figure 12: Device Reflection





Figure 13: Taper and Reference Plane details – Device Connection

EPC8003 – Enhancement Mode Power Transistor

Preliminary Specification Sheet


DIE MARKINGS



| Part Number | Laser Marking | | |
|-------------|--------------------------|---------------------------------|---------------------------------|
| | Part # Marking Line 1 | Lot_Date Code Marking Line 2 | Lot_Date Code Marking Line 3 |
| EPC8003 | 8ENG | YYYY | ZZZZ |


DIE OUTLINE

Solder Bar View



| DIM | MICROMETERS | | |
|-----|-------------|---------|------|
| | MIN | Nominal | MAX |
| A | 2020 | 2050 | 2080 |
| B | 820 | 850 | 880 |
| c | 555 | 580 | 605 |
| d | 400 | 400 | 400 |
| e | 600 | 600 | 600 |
| f | 200 | 225 | 250 |
| g | 175 | 200 | 225 |
| h | 425 | 450 | 475 |
| i | 175 | 200 | 225 |
| j | 400 | 400 | 400 |


Side View



EPC8003 – Enhancement Mode Power Transistor Preliminary Specification Sheet

RECOMMENDED LAND PATTERN

(units in μm)




- Pad no. 1 is Gate
- Pad no. 2 is Source Return for Gate Driver
- Pad no. 3 and 5 are Source
- Pad no. 4 is Drain
- Pad no. 6 is Substrate

Land pattern is solder mask defined

Solder mask opening is 10 μm smaller per side than bump

RECOMMENDED STENCIL

(units in μm)



- Pad no. 1 is Gate
- Pad no. 2 is Source Return for Gate Driver
- Pad no. 3 and 5 are Source
- Pad no. 4 is Drain
- Pad no. 6 is Substrate

Recommended stencil should be 4mil (100 μm) thick, must be laser cut, openings per drawing.

Note that openings for pads 5 & 6 are larger than solder mask opening.

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein. Preliminary specification sheet contains informaton regarding a product EPC is considering for production release. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of other.

eGaN[®] is a registered trademark of Efficient Power Conversion Corporation.
 U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398

Revised September, 2013